



Doc. # MAR-42-072694

© 1994 SEGA. All Rights Reserved.

32X Technical Information Attachment 1

Details of 32X Technical Information 6

When using the 32X, and the RV bit of A15106H addess is "1", the normal operation of the Mega Drive can be affected after reset is applied. To correct this, the hardware has been changed so that the 32X system is reset by the watch-dog-timer output when VRES interrupt occurs on the SH2 (Master) side, and the RV bit is checked and is "1".

With respect to each application, the determination must be made whether or not the SH2 resets the system by checking the RV bit in the process within the VRES interrupt. On the MD side, the initial program operates if the system is reset, but because the MD side I/O isn't reset, the initial program moves onto application execution without executing the adapter usage procedure and determines whether or not the adapter usage procedure is performed; if the procedure hasn't been performed, it then must be performed.

Apart from the above procedure, it must be determined whether all processes at the start time are performed as a corrective measure when reset is applied repeatedly. With regard to applications that don't change the RV bit, the above operation is not required.

The above corrective measure will go into effect from the Ver. 2.1 (new board scheduled for release after Sept. 1994) development board. This problem cannot be avoided for development boards prior to Ver. 2.1 even if corrective action is taken by software.

The corrective measure with respect to the actual program is shown below. (From the sample program).

68000 Side Corrective Program Sample

Vector / Mega Drive ID / Mars Initial Program source\header.prg . include ; Mega Drive & Mars Header . include source¥icd_mars.prg ; Sega indicated initial Program & Security _error0 ; if cs = 1 then ID error or Self check error #0, initflug move. ; clear initial flag btst #15, d0 bne.b VresStart ; Reset with VRES Button? bra ...init

VresStart:			
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	lea	marsreg, a5	
	btst.b	#ADEN, adapter (a5)	
	bne	AdapterEnable	; has 32X gone into effect?
****	SUPER 3	2X Usage Procedure	
	move.f	#0, comm8 (a5)	
	lea	?10, a0	; copy from ROM to WRAM
	lea	\$ff0000, al	, copy from Hom to WHAM
	move.l	(a0)+, (a1)+	
	les	E40000 -0	
	lea jmp	\$ff0000, a0 (a0)	; jump workram
710:		120	
: 10-	move.b	#1, adapter (a5)	; SUPER 32X Mode
	move.b	#1, adapter (ad)	; SH2 reset - wait 10ms -
	lea	Restarticd, a0	, Sha leset - Walt Tonis -
	adda.l	#marsipl, a0	
	jmp	(a0)	; jump ROM (+\$880000)
	Juile	(40)	, Julip HOW (+3660000)
Restarticd:		Academie de	
	lea	\$a10000, a5	
	move.l	#-64, a4	No.
	move.w	#3900, d7	; 8
	lea	marsipl+\$6e4, a1	
	jmp	(a1)	; jump icd_mars.prg ?res_w
dapterEnable:			Acres 10 March
	lea	marsreg, a5	
	btst.b	#RES, adapter (a5)	
	bne	_hotstart	; SH2 reset canceled?
	bra.b	RestartIcd	; If not canceled reset once
		A STATE	; operate icd_mars.prg

_init:

marsreg, a5 lea

?w:

cmp,l bne.b #'M_OK' , comm0 (a5) ?w ; SH2 Master OK ?

?w1:

#'S_OK' , comm4 (a5) ?w1 cmp.l ; SH2 Slave OK ?

bne.b

#0, d0 d0, comm0 (a5) moveq ; SH2 Start move. : Master

```
move.l
                               d0, comm4 (a5)
                                                         ; Slave
                  move.!
                               #"INIT", initflug
 hotstart:
                  cmp.
                               #"INIT", initflug
                                                         ; Has initial process ended?
                  bne.b
                               _init
                               $880000, a7
                  move.l
                               SysInit
                  bsr
                                                         ; Mega Drive Init
         ?start:
                               #$2000, sr
                  move.w
                               #$8164, reg_1 (a6)
                  move.w
                                                         ; Display On
                  move.w
                               #$8164, _vdpreg
                                                         ; V Interrupt Enable
SH2 (Master) Side Corrective Program Sample
         SH2 (Master) Vector
vector.
         .data.l
                          start
                                                         ; Power On Reset PC
_stack:
         .data.l
                          M_STACK,
                                                          Power On Reset SP
                          start.
                                                           Manual Reset PC
                          M_STACK
                                                          Manual Reset SP
         .data.l
                          ептогО.
                                                          General invalid command
                          h'000000000,
                                                          System reserve
                          error0,
                                                          Slot invalid command
                          h'20100400.
                                                          System reserve (ICE Vector)
                          h'20100420,
                                                          System reserve (ICE Vector)
                          error0.
                                                          CPU address error
                          error0,
                                                          DMA address error
                          error0.
                                                          IMI
                          error0
                                                          User break
        datab.l
                          19, h'00000000
                                                          System reserve
        .datab.i
                          32, error0
                                                          Trap command (User vector)
        .data.l
                          m_int,
                                                          Interrupt 1
                          m_int,
                                                          Interrupt 2, 3
                          m_int.
                                                          Interrupt 4, 5
                          m_int,
                                                          Interrupt 6, 7
                          m_int,
                                                          Interrupt 8, 9
                          m_int,
                                                          Interrupt 10, 11
                          m_int,
                                                          interrupt 12, 13
                          m_int
                                                          Interrupt 14, 15
        Program Start
start:
                 mov.l
                              #_sysreg, r14
                 Idc
                              r14, gbr
                              #_FRT, r1
                 mov.l
                                                         ; Set Free Run Timer
                 mov
                              #h'00, r0
```

```
10, @ (_TIER, 11)
mov.b
                                        ; for Correcting Interrupt
mov
             #h'e2, r0
mov.b
             ro, @ (_TOCR, r1)
mov
             #h'00, r0
mov.b
             ro, @ (_OCR_H, rl)
mov
             #h 01, r0
             ro, @ (_OCR_L, r1)
mov.b
mov
             #0, 10
mov.b
             10, @ (_TCR, 11)
mov
             #1 r0
mov.b
             ro, @ (_TCSR, r1)
mov
             #h' 00, r0
mov.b
             10, @ (_FRC_L, 11)
mov.b
             ro, @ (_FRC_H, r1)
             #h'_f2, r0
mov
                                         for Correcting VRES
mov.b
             10,@ (_TOCR, 11)
mov
             #h 00, r0
             ro, @ (_OCR_H, r1)
mov.b
mov
             #h 01, r0
mov.b
             ro, @ (_OCR_L, r1)
mov
             #h e2, r0
mov.b
             ro, @ (_TOCR, rl)
mov.l
             @ (comm0, gbr), r0
                                         Combine Mega Drive
                                         and timing
cmp/eq
             #0, r0
bf
             wait_md
mov.i
             #"SLAV",r1
             @ (comm8, gbr), r0
mov.
                                         Combine SH2 Slave
                                         and timing
             r1, r0
cmp/eq
bf
             wait_slave
mov.l
             #_SERIAL, rt
mov
             #b' 10000000, ro
mov.b
             10, @11
                                       ; Serial Mode Register
mov
             #74, 10
mov.b
             r0, @ (1, r1)
                                       : Bit Rate Register
             #b' 000000000, r0
mov
mov.b
             10, @ (2, 11)
                                         Serial Control Register
mov.l
             #4.74, r0
nop
dt
             10
bf
             w_serial
mov
             #b' 00100000, ro
mov.b
             10, @ (2, 11)
                                         Serial Control Register (start)
mov
             #0, 10
mov.b
             r0, @ (4, r1)
             #h' 20, r0
mov
ldc
             rO, sr
                                       ; SH2 Interrupt Enable
```



wait_md:

wait_slave:

w_serial:

_hotstart:

```
m_int:
                   push
                           0, 1
                   sts.
                           pr, @ - r15
                           sr, ro
                   stc
                   shir2
                           rO
                           #h' 3c, r0
                   and
                           #inttable, rl
                   mov.
                   add
                           11,10
                   mov.i
                           @r0, r1
                   jsr
                           @r1
                   nop
                   ids.
                           @r15+, pr
                   pop
                           0, 1
                   rte
                   nop
                   .align
inttable:
                                                              Illegal Interrupt
          .data.l
                            noret,
                                                              Level 1
                            noret.
                            noret,
                                                             Level 2
                            noret,
                                                               Level 3
                            noret,
                                                               Level 4
                            noret,
                                                               Level 5
                            pwmint,
                                                              Level 6
                            pwmint,
                                                              Level 7
                            cmdint,
                                                              Level 8
                            cmdint,
                                                               Level 9
                           hint,
                                                              Level 10
                            hint,
                                                              Level 11
                            vint,
                                                              Level 12
                            vint,
                                                              Level 13
                            vresint,
                                                              Level 14
                            vresint,
                                                              Level 15
noret:
                  rts
                  пор
         VRES Interrupt
vresint:
                                #_sysreg, r0
                  mov.
                  Idc
                                r0, gbr
                                r0, @ (vresintclr, gbr)
                  mov.w
                                                            ; V Interrupt Clear
                                                            ; VRES corrective action
                                @ (dreactl, gbr), r0
                  mov.b
                                #RV, 10
                  tst
                  bf
                                mars_reset
```

```
mov.l
                             #M_STACK - 8, r15
                                                      ; Stack change
                mov.l
                             #_hotstart, r0
                             r0, @r15
                mov
                                                      ; PC change
                             #h 10, r0
                mov.w
                             ro, @ (4, r15)
                mov
                                                      ; SR mask
                             #_DMAOPERATION, r1
                mov.l
                             #0, r0
                mov
                             10, @r1
                mov.l
                                                      ; DMA Off
                             #_DMACHANNELO, r1
                mov.l
                             #0, r0
                mov
                             10, @r1
                mov.
                             #b'0100010011100000, r1
                mov.l
                             ro, @rt
                mov.
                                                      ; Channel Control
                rte
                nop
mars_reset
                             #_FRT, r1
                                                       System Reset
                mov.l
                mov.b
                             @ (_TOCR, r1), r0
                            #h' 01, r0
                OF
                             10, @ (_TOCR, r1)
                mov.b
vresloop:
                bra
                             vresloop
Corrective Program Sample of SH2 (Slave) Side
        Interrupt Control
s_int:
                            0, 1
                push
                sts.l
                            pr, @-r15
                stc
                            ST, rO
                shir2
                            rQ
                and
                            #h' 3c, r0
                mov.
                            #inttable, r1
                add
                            r1, r0
                mov.l
                             @r0, r1
                jsr
                             @r1
                nop
                lds.I
                             @r15+ pr
                            0, 1
                pop
                rte
                .align
```



```
inttable:
          .data.l
                           noret,
                                                          ; Illegal Interrupt
                           noret,
                                                          : Level 1
                           noret,
                                                           Level 2
                           noret,
                                                           Level 3
                           noret,
                                                           Level 4
                           noret,
                                                           Level 5
                           pwmint,
                                                           Level 6
                                                           Level 7
                           pwmint,
                           cmdint,
                                                           Level 8
                           cmdint,
                                                           Level 9
                           hint,
                                                           Level 10
                           hint,
                                                           Level 11
                           vint,
                                                           Level 12
                           vint,
                                                           Level 13
                           vresint,
                                                           Level 14
                           vresint
                                                          ; Level 15
noret:
                  rts
                  nop
         VRES Interrupt
vresint:
                               #_sysreg, r0
                  mov.l
                  Ide
                               r0, gbr
                                                           V Interrupt Clear
                  move.w
                               r0, @ (vresintclr, gbr)
                  mov.b
                               @ (dreactl, gbr), r0
                                                           VRES corrective action
                  tst
                               #RV, r0
                 bf
                               vresioop
                  mov.l
                               #S_STACK-8, r15
                                                           Stack change
                 mov.l
                               #_hotstart, r0
                 mov
                               ro. @r15
                                                         ; PC change
                 mov.w
                               #h f0, r0
                               ro, @ (4, r15)
                 mov
                                                         ; SR mask
                               #_DMAOPERATION, r1
                 mov.l
                 mov
                               #0, 10
                 moy.
                               10, 6 1
                                                          DMA Off
                 mov.l
                               #_DMACHANNELO, rl
                 mov
                               #0. r0
                 mov.l
                               10, @ r1
                 mov.1
                               #b' 0100010011100000, r1
                 mov.l
                              r0, @r1
                                                         ; Channel Control
                 rte
                 nop
vresloop:
                 bra
                              vresloop
```